AU2901

DESCRIPTION

The AU2901 consists of four independent precision voltage comparators, with an offset voltage specification as low as 2.0mV max for each comparator, which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common—mode voltage range includes ground, even though they are operated from a single power supply voltage.

The AU2901 was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the AU2901 will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.


FEATURES

- Wide single supply voltage range 2.0VDC to 36VDC or dual supplies ±1.0VDC to ±18VDC
- Very low supply current drain (0.8mA) independent of supply voltage (1.0mW/comparator at 5.0VDC)
- Low input biasing current 25nA
- Low input offset current ±5nA and offset voltage
- Input common–mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Low output 250mV at 4mA saturation voltage
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems


APPLICATIONS

- A/D converters
- Wide range VCO
- MOS clock generator
- High voltage logic gate
- Multivibrators

PIN CONFIGURATION



EQUIVALENT CIRCUIT



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
14-Pin Plastic Small Outline (SO) Package	-40°C to +125°C	AU2901D	0175D
14-Pin Plastic Dual In-Line Package (DIP)	-40°C to +125°C	AU2901N	0405B

AU2901

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	V _{CC} supply voltage	36 or ±18	V_{DC}
V_{DIFF}	Differential input voltage	36	V_{DC}
V _{IN}	Input voltage	-0.3 to +36	V _{DC}
P _{DMAX}	Maximum power dissipation, T _A =25°C (still-air) ¹		
	N package	1420	mW
	D package	1040	mW
	Output short–circuit to ground ²	Continuous	
I _{IN}	Input current (V _{IN} <-0.3V _{DC}) ³	50	mA
T _A	Operating temperature range AU2901	-40 to +125	°C
T _{STG}	Storage temperature range	-65 to +150	°C
T _{SOLD}	Lead soldering temperature (10sec max)	300	°C

NOTES:

- 1. Derate above 25°C, at the following rates:
 - N Package at 11.4mW/°C
 - D Package at 8.3mW/°C
- 2. Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20mA independent of the magnitude of V+.
- 3. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector–base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will reestablish when the input voltage, which was negative, again returns to a value greater than -0.3V_{DC}.

AU2901

ELECTRICAL CHARACTERISTICS

V+=5V_{DC}, AU2901: -40°C, T_A ≤ 125°C, unless otherwise specified.


SYMBOL	PARAMETER	TEST CONDITIONS	AU2901			
			Min	Тур	Max	UNIT
Vos	Input offset voltage ²	T _A = 25°C Over temp.		±2.0 ±9	±7.0 ±15	mV
V _{CM}	Input common–mode voltage range ³	T _A = 25°C Over temp.	0 0		V+-1.5 V+-2.0	V
V_{IDR}	Differential input voltage ¹	Keep all V _{IN} ^s ≥ 0V _{DC} (or V– if need)			V+	V
I _{BIAS}	Input bias current ⁴	$I_{IN(+)}$ or $I_{IN(-)}$ with output in linear range $T_A = 25^{\circ}C$ Over temp.		25 200	250 500	nA
los	Input offset current	$I_{IN(+)} - I_{IN(-)}$ $T_A = 25^{\circ}C$ Over temp.		±5 ±50	±50 ±200	nA nA
l _{OL}	Output sink current	$\begin{split} V_{IN(-)} &\geq 1 V_{DC}, \ V_{IN}(+) = 0, \\ V_O &\leq 1.5 V_{DC}, \\ T_A &= 25^{\circ}C \end{split}$	6.0	16		mA
I _{OH}	Output leakage current	$V_{IN(+)} \ge 1V_{DC}, V_{IN}(-) = 0$ $V_O = 5V_{DC},$ $T_A = 25^{\circ}C$ $V_O = 30V_{DC},$ Over temp.		0.1	1.0	nA μA
I _{CC}	Supply current	$R_L = \infty$ on comparators, $T_A = 25^{\circ}C$ V+ = 30V		0.8 1.0	2.0 2.5	mA
A _V	Voltage gain	$R_L \ge 15k\Omega$, V+ = $15V_{DC}$	25	100		V/mV
V _{OL}	Saturation voltage	$\begin{split} V_{IN(-)} &\geq 1 V_{DC}, V_{IN(+)} = 0, \\ I_{SINK} &\leq 4 mA \\ T_A &= 25^{\circ}C \\ Over temp. \end{split}$		400	400 700	mV
t _{LSR}	Large-signal response time	V_{IN} = TTL logic swing, V_{REF} = 1.4 V_{DC} , V_{RL} = 5 V_{DC} , R_L = 5.1 $k\Omega$, T_A = 25°C		300		ns
t _R	Response time ⁵	$V_{RL} = 5V_{DC}, R_L = 5.1k\Omega,$ $T_A = 25^{\circ}C$		1.3		μs

NOTES:

- Positive excursions of input voltage may exceed the power supply level by 17V. As long as the other voltage remains within the common—mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V_{DC} (or 0.3V_{DC} below the magnitude of the negative power supply, if used).
- 2. At output switch point, $V_O \approx 1.4 V_{DC}$, $R_S = 0\Omega$ with V+ from $5V_{DC}$ to $30V_{DC}$; and over the full input common—mode range $(0V_{DC}$ to $V+-1.5V_{DC})$.
- 3. The input common—mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common—mode voltage range is V+ 1.5V, but either or both inputs can go to 30V_{DC} without damage.
- 4. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- 5. The response time specified is for a 100mV input step with a 5mV overdrive. For larger overdrive signals, 300ns can be obtained (see Typical Performance Characteristics section).

AU2901


EQUIVALENT CIRCUIT



August 31, 1994 292

AU2901

TYPICAL PERFORMANCE CHARACTERISTICS



August 31, 1994 293