RDS / RBDS decoder BU1923 / BU1923F

The BU1923 and BU1923F are RDS / RBDS decoders that employ a digital PLL and have a built-in anti-aliasing filter and an eight-stage BPF (switched-capacitor filter). Linear CMOS circuitry is used for low power consumption.

Applications

RDS / RBDS compatible FM receivers for American and European markets, car stereos, high-fidelity stereo systems and components, and FM pagers.

Features

- 1) Low current.
- 2) Two-stage anti-aliasing filter (LPF).
- 3) 57kHz band-pass filter.

- 4) DSB demodulation (digital PLL).
- 5) Quality indication output for demodulated data.

● Absolute maximum ratings (Ta = 25°C)

| Parameter | Symbol | Limits | Unit | Conditions |
|------------------------|-----------------|----------------------------|------|-----------------------------------|
| Power supply voltage | V _{DD} | − 0.3∼ + 7.0 | ٧ | V _{DD1} V _{DD2} |
| Maximum input voltage | VMAX | -0.3∼Vpp+0.3 | V | All input pins |
| Maximum output voltage | IMAX | ±4.0 | mA | All output pins |
| Power dissipation | Pd | 350* | mW | _ |
| Operating temperature | Topr | −40~+85 | °C | _ |
| Storage temperature | Tstg | −55∼ +125 | °C | _ |


^{*}Reduced by 3.5mW for each increase in Ta of 1°C over 25°C.

•Recommended operating conditions (Ta = 25°C)

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|----------------------|------------------|------|------|------|------|
| Dowar aupply voltage | V _{DD1} | | _ | 5.5 | V |
| Power supply voltage | V _{DD2} | 4.5 | _ | 5.5 | ٧ |



Block diagram



Pin descriptions

| Pin No. | Symbol | Pin name | Function | Input/output type | |
|---------|-------------------|----------------------|---|-------------------|--|
| 1 | QUAL | Demodulator quality | Good data: High, bad data: Low | Type C | |
| 2 | RDATA | Demodulator data | Refer to output data timing | _ | |
| 3 | Vref | Reference voltage | 1/2 V _{DD} 1 (refer to input/output circuits) | Type E | |
| 4 | MUX | Input | Composite signal input (refer to input/output circuits) | Type D | |
| 5 | V _{DD} 1 | Analag nawar aynaly | 4 EVI to E EVI | | |
| 6 | Vss1 | Analog power supply | 4.5V to 5.5V | _ | |
| 7 | СМР | Comparator input | C-junction (refer to input/output circuits) | Type D | |
| 8 | Vss3 | GND | - | _ | |
| 9 | T2 | Tankinasa | One of the second | T D | |
| 10 | T1 | Test input | Open or connected to ground | Type B | |
| 11 | V _{DD} 2 | Distal | 4.5\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | | |
| 12 | Vss2 | Digital power supply | 4.5V to 5.5V | _ | |
| 13 | ΧI | Constal assillator | Connects to 4.332MHz oscillator | Tura A | |
| 14 | хо | Crystal oscillator | (refer to input/output circuits) | Type A | |
| 15 | (N.C.) | _ | _ | _ | |
| 16 | RCLK | Demodulator clock | 1187.5Hz clock (refer to the timing diagram) | Type C | |


●Input / output circuits


10ΜΩ

Type A


Type B

Type C





Type E




ullet Electrical characteristics (unless otherwise noted, Ta = 25°C, $V_{DD1} = V_{DD2} = 5.0V$, $V_{SS1} = V_{SS2} = 0.0V$)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|-----------------------------|------------------|--------------------------|--------------------------|------|-------|---------------------------------------|
| Operating current | loo | _ | 4.5 | 7.0 | mA | loo1+loo2 |
| Reference voltage | Vref | _ | 1/2V _{DD1} | _ | V | Pin 3 |
| Input current 1 | l _{IN1} | _ | _ | 1.0 | μΑ | MUX V _{IN} =V _{DD1} |
| Output current 1 | lout1 | _ | _ | 1.0 | μΑ | MUX VIN=VDD1 |
| Input current 2 | l _{IN2} | _ | _ | 1.0 | μΑ | XI V _{IN} =V _{DD2} |
| Output current 2 | Іоит2 | _ | _ | 1.0 | μΑ | XI V _{IN} =V _{DD2} |
| Output high level voltage 1 | Vон1 | V _{DD2} -1.0 | V _{DD2} -0.3 | _ | V | RCLK RDATA QUAL lo=-1.0mA |
| Output low level voltage 1 | V _{OL1} | _ | 0.2 | 1.0 | V | RCLK RDATA QUAL lo=1.0mA |
| ⟨Filter block⟩ | | | | | | |
| Center frequency | FC | 56.5 | 57.0 | 57.5 | kHz | |
| Gain | GA | 23 | 26 | 29 | dB | F=57.0kHz |
| Attenuation 1 | ATT1 | 18 | 22 | _ | dB | 57kHz±4kHz |
| Attenuation 2 | ATT2 | 65 | 80 | _ | dB | 38kHz |
| Attenuation 3 | ATT3 | 35 | 50 | _ | dB | 67kHz |
| S / N ratio | SN | 30 | 40 | _ | dB | 57kHz V _{IN} =3mVrms |
| Maximum input level | VMAX1 | _ | _ | 500 | mVrms | |
| (Demodulator) | | | | | | |
| RDS detector sensitivity | SRDS | _ | 0.5 | 1.0 | mVrms | |
| RDS input level | MRDS | _ | _ | 300 | mVrms | |
| ARI detector sensitivity | SARI | _ | 1.5 | 3.0 | mVrms | |
| Data rate | DRATE | _ | 1187.5 | _ | Hz | |
| Clock transient vs. data | СТ | _ | 4.3 | _ | μs | |

ONot designed for radiation resistance.

Output data timing



The clock (RCLK) frequency is 1187.5Hz. Depending on the state of the internal PLL clock, the data (RDATA) is replaced in synchronous with either the rising or falling edge of the clock. To read the data, you may choose either the rising or falling edge of the clock as the reference. The data is valid for 416.7 μ s. after the reference clock edge.

QUAL pin operation: Indicates the quality of the demodulated data.

(1) Good data: HI(2) Poor data: LO

Electrical characteristic curve




Fig.1 Band-pass filter characteristics

External dimensions (Units: mm)

