Preliminary

Advanced Products

FUJITSU

■ MB89311

CMOS Floppy Disk Controller/Formatter

October 1986 Edition 1.0

Description

The Fujitsu MB89311 is a floppy disk controller/formatter (FDC) designed as an enhanced version of the conventional MB8877A.

The MB89311 is designed based on the MB8877A architecture. Some inconveniences of the MB8877A are eliminated on the MB89311, and several new commands are added. It can support micro- (3" or 3.5" double-density), mini- (5.25" double-density), and standard (8" single- or double-density), floppy disk drives. When combined with the MB4107 variable frequency oscillator (VFO), an economical floppy disk drive interface can be created with a minimum of parts.


The MB89311 is fabricated by the silicon-gate CMOS process, and packaged in a 28-pin plastic DIP. It has TTL compatible inputs/outputs. Operation is with a single +5V power supply with low power consumption.

Features


- Single +5V power supply
- TTL compatible I/O ■ IBM & ISO compatible disk formats
- Track seeking with automatic verification
- Multiple-sector read/write operation
- Track read/write/initialize operation ■ Program/DMA data transfer
- Single density/double density

Enhancements


- Silicon-gate CMOS process
 28-pin plastic DIP (Suffix -P)
- Built-in programmable write precompensation (125ns/250ns for all tracks at CLK = 8MHz, 250ns/500ns at CLK = 4MHz)
- For lost data error, abnormal termination after sector read or write completion
- Extended mode commands: Read-after-seek, write-afterseek, delay, and format commands are added.
- No restrictions on the RCLK frequency in gap between ID and data fields.
- Step rate: 1ms to 30ms.
- Settling time: 15ms to 60ms ■ Record length: 128, 256, 512, 1024, 2048, 4096, and 8192 bytes/sector



Logic Symbol and Pin Assignment



Block Diagram



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Pin Descriptions	The MB893	11 FDC has	two	IRQ outputs which are used for the processor to control RCLK, RAW READ, WPF				
	processor in and A1 & A	nterface; MR, 0 inputs, D7 outs, and DR	-D0	the FDC. The other is the floppy disk drive (FDD) which are used for the control the FDD.				
	Symbol	Number	Туре	Name & Function				
Power Supply & Clock	$\overline{v_{cc}}$	28		+5Vdc power supply pin.				
	V _{SS}	14	_	Power supply ground pin.				
	CLK	15	1	Clock input: Basic timing clock 4MHz frequencies are required rate in MFM (250K bits/s in FM) bits/s in FM). The CLK signal is re	for 500K bits/s data transfer and 250K bits/s in MFM (125K			
Processor Interface	MR	13	1	Master Reset: A low level on this initializes its internal state. The Ca reset.				
	RĒ	2	1	Read Enable: Strobe signal for register addressed by A1 and A0.				
	WE	1	1	Write Enable: Strobe signal for register addressed by A1 and A				
	A1, A0	4, 3	1	Register Select Line: Signal for addressing an internal register (CR, STR, TR, SCR, or DR).				
	D7-D0	12-5	I/O	Data Access Line: 8-bit bidirectional three-state data bus. These lines go to a high impedance state when RE and WE are high.				
	DRQ	26	0	Data Request: Notifies the processor when new data must read from or written into the data register. This pin is an open-drain output and must be pulled up by an external 10 resistor.				
	IRQ 27 O		0	Interupt Request: Set when a command completes, terminates, or a force interrupt command is specified. This pin is an open-drain output and must be pulled up by an external $10k\Omega$ resistor. Undefined at power-on.				
Floppy Disk Drive Interface	STEP	17	0	Step: Signal for moving disk hea move the head by one track.	d. One pulse is generated to			
	DIRC/RG	16	0	Direction/Read Gate: During dis signal is low, the head moves to the inside. During read operatio indicates that read data has bee	the outside, and when high, to ns, when this signal is high, it			
	RCLK	18	1	Read Clock: A data window sig disk. This signal is generated b	nal for the raw read data from y an external VFO circuit.			
	RAW REAL	D 19	ı	Raw Read Data: Serial raw data read from disk, containing clock and data bits.				
	WG	20	0	Write Gate: This signal is high when valid data is being written to disk.				
	WD	21	0	Write Data: Serial write data puls	es to be written to disk.			
	WPRT	VPRT 25		Write Protect: Signal for inhibiting write operation to disk. When this signal is low, write operation is disabled.				
	READY	22	1	Ready: When this signal is high operation. Commands except f executed if this signal is high.	or Type I commands can be			
	TR00	23	ı	Track 00: When this signal is loos is positioned at track 00.	w, it indicates that the disk head			
	ĪP	24	1	Index Pulse: Pulsed low each time the index hole of the disk is detected.				

4

Functional Description

Register Set

The MB89311 FDC contains the following five registers to execute commands and indicate status:

- Command register (CR)
- Status register (STR)
- Track register (TR)
- Sector register (SR)
 Data register (DR)

These registers are addressed by registe<u>r select lines</u> A1 and A0 under RE and WE control.

Command Words

The FDC's operations are defined by commands, that

Register Selection

AO	Read Mode (RE = 0)	Write Mode (WE = 0)
0	Status register	Command register
1	Track register	Track register
0	Sector register	Sector register
1	Data register	Data register
	0	0 Status register 1 Track register 0 Sector register

are divided into four groups: Types I, II, III, and IV. Each group contains one to five command(s). Each command has flags that define detailed operation of the command.

The FDC has two command modes, the 8877 mode (which

emulates the MB8877 command set) and the extended mode (in which additional commands can be used). Either of these two modes can be selected by the assign command.

Command Summary (1): 8877 Mode Command Set

		C	od	•								
Туре	Name	MSB						LSB		Function		
	Restore	0	0	0	Ö	Х	٧	r1	r0	Moves head to track 0.		
	Seek	0	0	0	1	Х	٧	r1	r0	Moves head to a desired track.		
ı	Step	0	0	1	u	Х	٧	r1	r0	Moves head one track.		
	Step-in	0	1	0	u	Х	٧	r1	r0	Moves head one track to inside.		
	Step-out	0	1	1	u	Х	٧	r1	r0	Moves head one track to outside.		
	Read data	1	0	0	m	S	Ε	С	L	Reads data (data field) from disk.		
11	Write data	1	0	1	m	S	Ε	С	a0	Writes data (data field) to disk.		
	Read address	1	1	0	0	0	Ε	0	0	Reads ID field from disk.		
Ш	Read track	1	1	1	0	0	Ε	0	0	Reads all data from one track.		
	Write track	1	1	1	1	0	Е	0	0	Writes all data to one track.		
	Assign parameter	1	1	1	1	1	1	0	1	Selects operation timing.		
IV	Assign mode	1	1	1	1	1	1	1	0	Selects operation mode.		
	Force interrupt	1	1	0	1	13	12	! [1	10	Generates interrupt (IRQ).		

Functional Description

(Continued)

Command Summary (2): Extended Mode Command Set

		Code									
Туре	Name	MSB					LSB		Function		
	Restore	0	0	0	0	0	٧	0	0	Moves head to track 0.	
	Seek	0	0	0	1	0	٧	0	0	Moves head to a desired track.	
l	Step	0	0	1	u	0	٧	0	0	Moves head one track.	
	Step-in	0	0	1	u	0	٧	0	1	Moves head one track to inside.	
	Step-out	0	0	1	u	0	٧	1	0	Moves head one track to outside.	
	Read-after-seek	0	1	0	0	S	1	С	L	Reads one sector data after seek.	
11	Write-after-seek	0	1	1	0	S	1	С	a0	Writes one sector data after seek.	
11	Read data	1	0	0	m	s	Е	С	L	Reads data (data field) from disk.	
	Write data	1	0	1	m	s	Е	С	a0	Writes data (data field) to disk.	
	Read address	1	1	0	0	0	Ε	0	0	Reads ID field from disk.	
Ш	Read track	1	1	1	0	0	Ε	0	0	Reads all data from one track.	
111	Write track	1	1	1	1	0	Ε	0	0	Writes all data to one track.	
	Format	1	1	1	1	0	E	0	1	Formats disk.	
	Delay	1	1	1	1	1	1	0	0	Generates interrupt after a set time.	
	Assign parameter	1	1	1	1	1	1	0	1	Selects operation timing.	
١V	Assign mode	1	1	1	1	1	1	1	0	Selects operation mode.	
	Reset	1	1	1	1	1	1	1	1	Resets FDC.	
	Force interrupt	1	1	0	1	13	12	11	10	Generates interrupt (IRQ).	
$\overline{}$				_		_	_				

Flag Summary

Type	Symbol	Function
	u	Update of track register
ı	V	Verify at destination track
	r1, r0	Step rate of STEP pulse
	m	Multiple sectors
H	S	Side number
	a0	Data address mark
III	С	Side compare
111	L	Long read (CRC read)
IV	13-10	Interrupt

Functional Description

Status Words

Status words, which are automatically held in the status register, show the status of the executing command, executed command, and conditions of the FDD. The system processor can monitor the FDC operations

and FDD conditions, reading the status register.

When the FDC receives a command, the status register is automatically preset at the

start of the command execution. Each status bit is internally updated (set or reset) during the command execution, and the status word is established at the completion of the command.

Status W	ord Summary								
		Status	Bit						
Comma	ind	STR7	STR6	STR5	STR4	STR3	STR2	STR1	STRO
Туре І	All commands	Not Ready	Write Protect	1	Seek Error	CRC Error	Track 00	Index	Busy
	Read data & Read-after-seek	Not Ready	D/M N/F	Rec. Type	Rec. N/F	CRC Error	Lost Data	Data Request	Busy
Type II	Write data & Write-after-seek	Not Ready	0	0	Rec. N/F	CRC Error	Lost Data	Data Request	Busy
	Read address	Not Ready	0	0	Rec. N/F	CRC Error	Lost Data	Data Request	Busy
Type III	Read track	Not Ready	Write Protect	0	0	0	Lost Data	Data Request	Busy
	Write track	Not Ready	Write Protect	0	0	0	Lost Data	Data Request	Busy
	Format	Not Ready	Write Protect	0	0	Illegal Length	Lost Data	Data Request	Busy
		In acc	ordance	with the	execut	ing com	ımands		0
	Force Interrupt	Not Ready	Write Protect	0	0	0	Track 00	Index	0
Type IV	Reset command & Master reset	In acc	ordance	with Ty	pe I con	nmands			
	Delay, Assign Parameter & Mode	Not Ready	0	0	0	0	0	0	Busy

Notes: Rec. = Record, N/F = Not Found D/M N/F = Data Mark Not Found. This status bit is valid in extended mode only. In 8877 mode, this bit is "0".

Functional Description (Continued)	Status Bit Fu	nction Summar	y	
(Gorimaed)	Command	Status	Status Bit	Function
		Not Ready	STR7	1 = FDD is not ready: Not Ready = READY + MR.
		Write Protect	STR6	1 = Write operation is inhibited: Write Protect = WPRT
		Seek Error	STR4	1 = Verify operation was unsuccessful.
	Type I	CRC Error	STR3	1 = CRC check error occurred.
		Track 00	STR2	1 = Disk head is positioned at track 0: Track 00 = TR00.
		index	STR1	1 = Index hole was detected. Index = INP
		Busy	STR0	1 = FDC is executing a command.
		Not Ready	STR7	1 = FDD is not ready. Not Ready = READY + MR.
		Write Protect	- STR6	1 = Write operation is inhibited. Write Protect = WPRT.
		Data Mark Not Found*	- 31N0	Data mark was not found within required byte interval after ID mark detection.
		Record Type	STR5	1 = Data address mark was deleted data mark.
	Type II &	Record Not Found	STR4	1 = Desired track and sector were not found.
	Type III	CRC Error	STR3	1 = CRC check error occurred.
		Lost Data	STR2	1 = Data was not read from or written to data register within required time interval.
		Data Request	STR1	1 = DRQ is currently active. Data Request = DRQ.
		Busy	STR0	1 = FDC is executing a command.

^{*}For read data and read-after-seek commands in extended mode only.

Absolute Maximum Ratings (Note)

		Rat	ing		Note	
Parameter	Symbol	Min	Max	Unit		
Supply Voltage	Vcc	V _{SS} -0.3	V _{SS} +7.0	٧		
——————————————————————————————————————	V _{SS}		0	٧		
Input Voltage	V _{IN}	V _{SS} -0.3	V _{SS} +7.0	٧	Should not exceed V _{CC} +0.5V	
Output Voltage	V _{OUT}	V _{SS} -0.3	V _{SS} +7.0	V	Should not exceed V _{CC} +0.5V	
Operating Temperature	TA	-40	+85	°C		
Storage Temperature	T _{STG}	-55	+150	°C		

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

			Value			
<u>Parameter</u>	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	v _{cc}	4.5	5.0	5.5	٧	
	V _{SS}		0		٧	
Operating Temperature	TA	-40		+85	°C	

Δ

DC Characteristics

(Recommended operating conditions unless otherwise noted). $(V_{CC}=+5V\,\pm\,10\%,\,GND=0V,\,T_A=-40^{\circ}\,C\,\,to\,+85^{\circ}\,C)$

		Valu	I e		Test Condition		
Parameter	Symbol	Min	Max	Unit			
Input Low Voltage	V _{IL}	-0.3	0.8	V			
Input High Voltage	V _{IH}	2.2	V _{CC}	V			
Output Low Voltage	V _{OL}		0.45	V	I _{OL} = 2.5mA		
Output Zon Tonag-		2.4		٧	I _{OH} = -400μA		
Output High Voltage	v_{oh}	V _{CC} -0.4		V	I _{OH} = -100μA		
Input Leakage Current	I _{IL}	-10	+10	μА	$0V \le V_{IN} \le V_{CC}$		
Output Leakage Current	I _{OFL}	-10	+10	μΑ	$0V \le V_{OUT} \le V_{CC}$		
Standby Current	Icc		10	mA			
Input Capacitance	C _{IN}		10	pF	V _{CC} = GND = 0V		
Output Capacitance	Соит		20	pF	T _A = 25°C — All pins except		
I/O Capacitance C _{I/O}			20	pF	measured pin are 0V		

AC Characteristics

(Recommended operating conditions unless otherwise noted).

 $(V_{CC} = +5V \pm 10\%, GND = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

CPU Read Timing (from FDC)

		Val	ue				
Parameter .	Symbol	Min	Max	Unit	Test Condition		
Address Setup Time (to REI)	t _{SET}	50		ns			
Address Hold Time (from(RE1)	t _{HLD}	15		ns			
RE Pulse Width	t _{RE}	150		ns			
Data Delay Time (from REI)	tDACC		120	ns	C _L = 150pF		
Data Hold Time (from REt)	t _{DOH}	10	75	ns	C _L = 150pF		
DRQ Service Time (from DRQ to RE1)	t _{SEVR}		13.5	μs	t _C = 2μs		
DRQ Release Time (from REI to DQRI)	t _{DRR}		150	ns			
IRQ Release Time (from REI to IRQI)	t _{iRR}		500	ns			

CPU Write Timing (to FDC)

Condition	

^{*} This value is doubled when CLK = 4MHz.

AC Characteristics

(Continued) (Recommended operating conditions unless otherwise noted.) $\{V_{CC} = +5V \pm 10\%, \, GND = 0V, \, T_A = -40^{\circ} C \text{ to } +85^{\circ} C\}$

FDC Read Timing (from FDD)

Parameter	Symbol	Value				
		Min	Тур	Max	Unit	Test Condition
RAW READ Pulse Width	t _{PW}	100			ns	
RAW READ Cycle Time	t _{BC}		*2,*3,*4		μs	MFM
			*2, *4			FM
RCLK Setup Time (from RCLK Change to to RAW READ!)	t _D	40			ns	
RCLK Hold Time (from RAW READ) to RCLK Change)	t _{CD}	40			ns	,
RCLK High Time	t _A	0.8	1*	8	μs	MFM
		0.8	2*	8		FM
RCLK Low Time	t _B	0.8	1*	8	μs	MFM
		0.8	2*	8		FM
RCLK Cycle Time	t _C	2*			MFM	
			4*		μs	FM

^{*} These values are doubled when the CLK = 4MHz.

FDC Write Timing (to FDD)

Parameter		Value				
	Symbol	Min	Тур	Max	Unit	Test Condition
WD Pulse Width		450	500	550	ns	CLK=8MHz, FM
	t _{WD}	200	250	300		CLK=8MHz, MFM
WG Setup Time (from WG1 to WD1)	t _{WG}		2	-		CLK=8MHz, FM
(from WG1 to WD1)			1		μs	CLK=8MHz, MFM
WG Hold Time (from WDI to WGI)	t _{WF}	2				CLK=8MHz, FM
		1		2	μs	CLK=8MHz, MFM
WD Output Delay	tcwp	20		100	ns	

AC Characteristics

(Continued) (Recommended operating conditions unless otherwise noted.) (V_{CC} = +5V \pm 10%, GND = 0V, T_A = -40° C to +85° C)


Other Timing

	Value				
Symbol	Min	Тур	Max	Unit	Test Condition
tcyc	125		500	ns	
	55		250	ns	
	55		250	ns	
t _{STP}	6*				MFM
	12*			μs	FM
t _{DIRS}	12*			μs	
t _{DIRH}	6*			μs	
t _{MR}	50*			μs	
t _{IP}	10*			μs	
	tcyc tcD1 tcD2 tSTP tDIRS tDIRH tMR	t _{CYC} 125 t _{CD1} 55 t _{CD2} 55 t _{STP} 6* t _{STP} 12* t _{DIRS} 12* t _{DIRH} 6* t _{MR} 50*	Symbol Min Typ t _{CYC} 125 t _{CD1} 55 t _{CD2} 55 t _{STP} 12* t _{DIRS} 12* t _{DIRH} 6* t _{MR} 50*	Symbol Min Typ Max t _{CYC} 125 500 t _{CD1} 55 250 t _{CD2} 55 250 t _{STP} 6° 12° t _{DIRS} 12° 12° t _{DIRH} 6° 6° t _{MR} 50° 6°	Symbol Min Typ Max Unit t _{CYC} 125 500 ns t _{CD1} 55 250 ns t _{CD2} 55 250 ns t _{STP} 6* μs t _{DIRS} 12* μs t _{DIRH} 6* μs t _{MR} 50* μs


^{*} These values are doubled when CLK = 4MHz.

Timing Diagrams

CPU Read Timing Diagram




CPU Write Timing Diagram




Timing Diagrams (Continued)


DRQ, IRQ Service and Release Timing Diagram




FDC Read Timing Diagram



FDC Write Timing Diagram








Package Dimensions Dimensions in Inches (millimeters)

28-Lead Plastic Dual In-Line Package (Case No.: DIP-28P-M02)



© 1986 FUJITSU LIMITED D28006S-1C