




# 28W Hi-Fi AUDIO POWER AMPLIFIER WITH MUTE / STAND-BY

- SUPPLY VOLTAGE RANGE UP TO ±22V
- SPLIT SUPPLY OPERATION
- HIGH OUTPUT POWER (UP TO 28W MUSIC POWER)
- LOW DISTORTION
- MUTE/STAND-BY FUNCTION
- NO SWITCH ON/OFF NOISE
- AC SHORT CIRCUIT PROTECTION
- THERMAL SHUTDOWN
- ESD PROTECTION




### **DESCRIPTION**

The TDA7298 is a monolithic integrated circuit in Heptawatt package, intended for use as audio class AB amplifier in TV or Hi-Fi field application. Thanks to the wide voltage range and to the high out current capability it's able to supply the high-

est power into both  $4\Omega$  and  $8\Omega$  loads even in presence of poor supply regulation.

The built in Muting/Stand-by function simplifies the remote operations avoiding also switching onoff noises.

### **TEST AND APPLICATION CIRCUIT**




September 2003 1/11


### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	±22	V
lo	Output Peak Current (internally limited)	4	Α
P <sub>tot</sub>	Power Dissipation T <sub>case</sub> = 70°C	30	W
T <sub>op</sub>	Operating Temperature Range	0 to +70	°C
T <sub>stg</sub> , T <sub>j</sub>	Storage and Junction Temperature	-40 to +150	°C

### **PIN CONNECTION** (Top view)



### **BLOCK DIAGRAM**



4

### THERMAL DATA

Symbol	Description	Value	Unit	
R <sub>th j-case</sub>	Thermal Resistance Junction-case	Max	2.5	°C/W

### **ELECTRICAL CHARACTERISTICS** (Refer to the test circuit, $G_V = 32dB$ ; $V_S \pm 18V$ ; f = 1KHz; $T_{amb} = 12dB$ 25°C, unless otherwise specified.)

Symbol	Parameter	eter Test Condition		Тур.	Max.	Unit
$V_S$	Supply Range		<u>+</u> 6		<u>+</u> 22	V
Ιq	Total Quiescent Current	cent Current $V_S = \pm 22V$		40	70	mA
Ι <sub>b</sub>	Input Bias Current				<u>+</u> 0.5	μΑ
Vos	Input Offset Voltage				<u>+</u> 15	mV
Ios	Input Offset Current				<u>+</u> 200	nA
Po	Music Output Power IEC268-3 Rules (*)	$V_S = \pm 20, R_L = 8\Omega,$ d = 10%, t = 1s		28		V
Po	Output Power (continuous RMS)	$d = 10\%$ $RL = 4\Omega V_S = \pm 14V$ $R_L = 8\Omega$	20 20	24 24		<b>&gt;</b> >
		$d = 1\%$ $R_L = 4\Omega V_S = \pm 14V$ $R_L = 8\Omega$		17 17		W W
d	Total Harmonic Distortion	$R_L = 4\Omega \ V_S = \pm 14V$ $P_O = 0.1 \text{ to } 10W;$ f = 100Hz  to  15KHz		0.1	0.7	%
		$R_L = 8\Omega$ $P_O = 0.1 \text{ to } 10\text{W};$ $f = 100\text{Hz to } 15\text{KHz}$		0.1	0.5	%
SR	Slew Rate		3	5		V/μs
G∨	Open Loop Voltage Gain			80		dB
e <sub>N</sub>	Total Input Noise	A Curve f = 20Hz to 20KHz		2 3	10	μV μV
Ri	Input Resistance		500			ΚΩ
SVR	Supply Voltage Rejection	f = 100Hz, Vripple = 1VRMS	40	50		dB
Ts	Thermal Shutdown			145		°C

### MUTE/STAND-BY FUNCTION (Ref. -Vs)

VT <sub>ST-BY</sub>	Stand-by - Threshold		1	1.8		V
$VT_{PLAY}$	Play Threshold			2.7	4	V
I <sub>q ST-BY</sub>	Quiescent Current @ Stand-by	V <sub>pin 3</sub> = 0.5V		1	3	mA
ATT <sub>ST-BY</sub>	Stand-by Attenuation		70	90		dB
I <sub>pin3</sub>	Pin 3 Current @ Stand-by			-1	<u>+</u> 10	μΑ

Note (\*):

MUSIC POWER CONCEPT

MUSIC POWER is (according to the IEC clauses n.268-3 of Jan 83) the maximal power which the amplifier is capable of producing across the rated load resistance (regardless of non linearity) 1 sec after the application of a sinusoidal input signal of frequency 1KHz.

According to this definition our method of measurement comprises the following steps:

- 1) Set the voltage supply at the maximum operating value -10%
- 2) Apply a input signal in the form of a 1KHz tone burst of 1 sec duration; the repetition period of the signal pulses is > 60 sec

- 3) The output voltage is measured 1 sec from the start of the pulse
  4) Increase the input voltage until the output signal show a THD = 10%
  5) The music power is then V<sup>2</sup><sub>out</sub>/R1, where V<sub>out</sub> is the output voltage measured in the condition of point 4) and R1 is the rated load impedance

The target of this method is to avoid excessive dissipation in the amplifier.



**APPLICATIONS SUGGESTIONS** (See Test and Application Circuit)
The recommended values of the external components are those shown on the application circuit. Different values can be used; the following table can help the designer.

Comp.	Value	Purpose	Larger Than	Smaller Than
R1	22ΚΩ (*)	Input Impedance	Increase of Input Impedance	Decrease of Input Impedance
R2	$560\Omega$	Closed Loop Gain set to	Decrease of Gain	Increase of Gain
R3	22KΩ (*)	32dB (**)	Increase of Gain	Decrease of Gain
R4	22KΩ (*)	Input Impedance @ Mute		
R5	22ΚΩ	Stand-by Time Constant		
R6	4.7Ω	Frequency Stability	Danger of oscillations	Danger of oscillations
C1	1μF	Input DC Decoupling		Higher Low-frequency cut-off
C2	10μF	Feedback DC Decoupling		Higher Low-frequency cut-off
C3	10μF	Stand-by Time Constant		
C4	0.100μF	Frequency Stability		Danger of Oscillations
C5, C6	1000μF	Supply Voltage Bypass		

<sup>(\*)</sup> R1 = R3 = R4 for POP optimization

### **TYPICAL CHARACTERISTICS**

Figure 1: Output Power vs. Supply Voltage





Figure 2: Distortion vs. Output Power



<sup>(\*\*)</sup> Closed Loop Gain has to be ≥ 30dB

Figure 3: Output Power vs. Supply Voltage.




Figure 5: Distortion vs. Frequency.




Figure 7: Quiescent Current vs. Supply Voltage




Figure 4: Distortion vs. Output Power.




Figure 6: Distortion vs. Frequency.




Figure 8: Supply Voltage Rejection vs. Frequency.





Figure 9: Bandwidth.



**Figure 10:** Output Attenuation & Quiescent Current vs. V<sub>pin3</sub>.




Figure 11: Total Power Dissipation & Efficiency vs. Output Power.





Figure 12: Total Power Dissipation & Efficiency vs. Output Power.







Figure 13: P.C. Board and Components Layout of the Circuit of Fig. 14 (1:1 scale)

Figure 14: Demo Board Schematic.



### **MUTE/STAND-BY FUNCTION**

The pin 3 (MUTE/STAND-BY) controls the amplifier status by three different thresholds, referred to -Vs.


When its voltage is lower than the first threshold (1V, with a  $\pm 70$ mV hysteresis), the amplifier is in STAND-BY and all the final stage current gener-

ators are off. Only the input MUTE stage is on in order to prevent pop-on problems.

At  $V_{\text{pin3}}$ =1.8V the final stage current generators are switched on and the amplifier operates in MUTE.

For  $V_{pin3}$  =2.7V the amplifier is definitely on (PLAY condition)

Figure 15.



### SHORT-CIRCUIT PROTECTION

The TDA7298 has an original circuit which protects the device during accidental short-circuit between output and GND / -Vs / +Vs, taking it in STAND-BY mode, so limiting also dangerous DC current flowing throught the loudspeaker.

If a short-circuit or an overload dangerous for the final transistors are detected, the concerned SOA circuit sends out a signal to the latching circuit (with a 10 $\mu$ s delay time that prevents fast random spikes from inadvertently shutting the amplifier off) which makes Q<sub>1</sub> and Q<sub>2</sub> saturate (see Block Diagram). Q<sub>1</sub> immediately short-circuits to ground the A point turning the final stage off while Q<sub>2</sub> short-circuits to ground the external capacitor driving the pin 3 (Mute/Stand-by) towards zero potential.

Only when the pin 3 voltage becomes lower than 1V, the latching circuit is allowed to reset itself and restart the amplifier, provided that the short-circuit condition has been removed. In fact, a window comparator is present at the output and it is aimed at preventing the amplifier from restarting if the output voltage is lower than 0.35 Total Supply Voltage or higher than 0.65 Total Supply Voltage. If the output voltage lies between these two thresholds, one may reasonably suppose the short-circuit has been removed and the amplifier may start operating again.

The PLAY/MUTE/STAND-BY function pin (pin 3) is both ground- and positive supply-compatible and can be interfaced by means of the  $R_5$ ,  $C_3$  net either to a TTL or CMOS output ( $\mu$ -Processor) or to a specific application circuit.

The  $R_5$ ,  $C_3$  net is fundamental, because connecting this pin directly to a low output impedance driver such as TTL gate would prevent the correct operation during a short-circuit. Actually a final stage overload turns on the protection latching circuit that makes  $Q_2$  try to drive the pin 3 voltage under 0.8 V. Since the maximum current this pin can stand is 3 mA, one must make sure the following condition is met:

$$R_5 \geq \, \frac{(V_A - 0.7V)}{3mA}$$


that yields:  $R_{5, min} = 1.5 \text{ K}\Omega$  with  $V_A=5V$ .

In order to prevent pop-on and -off transients, it is advisable to calculate the  $C_3$ ,  $R_5$  net in such a way that the STAND-BY/MUTE and MUTE/PLAY threshold crossing slope (positive at the turn-on and vice-versa) is less than 100 V/sec.

### THERMAL PROTECTION


The thermal protection operates on the  $125\mu A$  current generator, linearly decreasing its value from 90°C on. By doing this, the A voltage slowly decreases thus switching the amplifier first to MUTE (at  $145^{\circ}C$ ) and then to STAND-BY ( $155^{\circ}C$ ).

Figure 16: Thermal Protection Block Diagram




The maximum allowable power dissipation depends on the size of the external heatsink (thermal resistance case-ambient); figure 17 shows the dissipable power as a function of ambient temperature for different thermal resistance.


Figure 17: Maximum Allowable Power Dissipation vs. Ambient Temperature.



DINA		mm			inch	
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			4.8			0.189
С			1.37			0.054
D	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
Е	0.35		0.55	0.014		0.022
E1	0.7		0.97	0.028		0.038
F	0.6		0.8	0.024		0.031
G	2.34	2.54	2.74	0.095	0.100	0.105
G1	4.88	5.08	5.28	0.193	0.200	0.205
G2	7.42	7.62	7.82	0.295	0.300	0.307
H2			10.4			0.409
НЗ	10.05		10.4	0.396		0.409
L	16.7	16.9	17.1	0.657	0.668	0.673
L1		14.92			0.587	
L2	21.24	21.54	21.84	0.386	0.848	0.860
L3	22.27	22.52	22.77	0.877	0.891	0.896
L4			1.29			0.051
L5	2.6	2.8	3	0.102	0.110	0.118
L6	15.1	15.5	15.8	0.594	0.610	0.622
L7	6	6.35	6.6	0.236	0.250	0.260
L9		0.2			0.008	
L10	2.1		2.7	0.082		0.106
L11	4.3		4.8	0.169		0.190
М	2.55	2.8	3.05	0.100	0.110	0.120
M1	4.83	5.08	5.33	0.190	0.200	0.210
V4	40 (typ.)					
Dia	3.65		3.85	0.144		0.152

## OUTLINE AND MECHANICAL DATA





4

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

### STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

