
INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Oct 14 File under Integrated Circuits, IC01 1998 Apr 01



Product specification

TDA8547TS

2×0.7 W BTL audio amplifier with output channel switching

FEATURES

- Selection between output channels
- Flexibility in use
- Few external components
- Low saturation voltage of output stage
- · Gain can be fixed with external resistors
- · Standby mode controlled by CMOS compatible levels
- Low standby current
- No switch-on/switch-off plops
- High supply voltage ripple rejection
- Protected against electrostatic discharge
- Outputs short-circuit safe to ground, V_{CC} and across the load
- · Thermally protected.

APPLICATIONS

- Telecommunication equipment
- Portable consumer products
- Personal computers
- Motor-driver (servo).

QUICK REFERENCE DATA

GENERAL DESCRIPTION


The TDA8547TS is a two channel audio power amplifier for an output power of 2×0.7 W with a 16 Ω load at a 5 V supply. At a low supply voltage of 3.3 V an output power of 0.6 W with an 8 Ω load can be obtained. The circuit contains two BTL amplifiers with a complementary PNP-NPN output stage and standby/mute logic. The operating condition of all channels of the device (standby, mute or on) is externally controlled by the MODE pin. With the SELECT pin one of the output channels can be switched in the standby condition. This feature can be used for loudspeaker selection and also reduces the quiescent current consumption. When only one channel is used the maximum output power is 1.2 W.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage		2.2	5	18	V
lq	quiescent current	V _{CC} = 5 V; 2 channels	_	15	22	mA
		V _{CC} = 5 V; 1 channel	-	8	12	mA
I _{stb}	standby current		_	_	10	μA
Po	output power					
	two channels	THD = 10%; R_L = 8 Ω; V_{CC} = 3.3 V	0.5	0.6	-	w
		THD = 10%; R_L = 16 Ω; V_{CC} = 5 V	0.6	0.7	-	w
	one channel	THD = 10%; R_L = 8 Ω; V_{CC} = 5 V	1	1.2	-	W
		THD = 10%; $R_L = 4 \Omega$; $V_{CC} = 3.3 V$	1	1.2	-	w
THD	total harmonic distortion	$P_{o} = 0.4 W$	-	0.15	_	%
SVRR	supply voltage ripple rejection		50	-	_	dB

ORDERING INFORMATION

TYPE		PACKAGE			
NUMBER	NAME	DESCRIPTION	VERSION		
TDA8547TS	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1		

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
GND1	1	ground, channel 1
n.c.	2	not connected
OUT1+	3	positive loudspeaker terminal, channel 1
MODE	4	operating mode select (standby, mute, operating)
SVRR	5	half supply voltage, decoupling ripple rejection
SELECT	6	input for selection of operating channel
n.c.	7	not connected
OUT2+	8	positive loudspeaker terminal, channel 2
n.c.	9	not connected
GND2	10	ground, channel 2
V _{CC2}	11	supply voltage, channel 2
n.c.	12	not connected
OUT2-	13	negative loudspeaker terminal, channel 2
IN2-	14	negative input, channel 2
IN2+	15	positive input, channel 2
IN1+	16	positive input, channel 1
IN1-	17	negative input, channel 1
OUT1-	18	negative loudspeaker terminal, channel 1
n.c.	19	not connected
V _{CC1}	20	supply voltage, channel 1

FUNCTIONAL DESCRIPTION

The TDA8547TS is a 2×0.7 W BTL audio power amplifier capable of delivering 2×0.7 W output power to a 16 Ω load at THD = 10% using a 5 V power supply. Using the MODE pin the device can be switched to standby and mute condition. The device is protected by an internal thermal shutdown protection mechanism. The gain can be set within a range from 6 to 30 dB by external feedback resistors.

Power amplifier

The power amplifier is a Bridge-Tied Load (BTL) amplifier with a complementary PNP-NPN output stage. The voltage loss on the positive supply line is the saturation voltage of a PNP power transistor, on the negative side the saturation voltage of a NPN power




Fig.2 Pin configuration.

transistor. The total voltage loss is <1 V and with a 5 V supply voltage and a 16 Ω loudspeaker an output power of 0.7 W can be delivered, when two channels are operating. If only one channel is operating then an output power of 1.2 W can be delivered (5 V, 8 Ω).

MODE pin

The whole device (both channels) is in the standby mode (with a very low current consumption) if the voltage at the MODE pin is >($V_{CC} - 0.5 V$), or if this pin is floating. At a MODE voltage level of less than 0.5 V the amplifier is fully operational. In the range between 1.5 V and $V_{CC} - 1.5 V$ the amplifier is in mute condition. The mute condition is useful to suppress plop noise at the output caused by charging of the input capacitor.

TDA8547TS

2×0.7 W BTL audio amplifier with output channel switching

SELECT pin

If the voltage at the SELECT pin is in the range between 1.5 V and V_{CC} – 1.5 V, or if it is kept floating, then both channels can be operational. If the SELECT pin is set to a LOW voltage or grounded, then only channel 2 can operate and the power amplifier of channel 1 will be in the standby mode. In this case only the loudspeaker at channel 2 can operate and the loudspeaker at channel 1 will be switched off. If the SELECT pin is set to a HIGH level or connected to V_{CC}, then only channel 1 can operate and the power amplifier of channel 2 will be in the standby mode. In this case only the loudspeaker at channel 1 can operate and the power amplifier of channel 2 will be in the standby mode. In this case only the loudspeaker at channel 1 can operate and the power amplifier of channel 2 will be in the standby mode. In this case only the loudspeaker at channel 2 will be in the standby mode. In this case only the loudspeaker at channel 2 will be in the standby mode. In this case only the loudspeaker at channel 2 will be in the standby mode. In this case only the loudspeaker at channel 2 will be in the standby mode. In this case only the loudspeaker at channel 2 will be in the standby mode. In this case only the loudspeaker at channel 2 will be switched off. Setting the SELECT pin to a LOW or

a HIGH voltage results in a reduction of quiescent current consumption by a factor of approximately 2.

Switching with the SELECT pin during operating is not plop-free, because the input capacitor of the channel which is coming out of standby needs to be charged first. For plop-free channel selecting the device has first to be set in mute condition with the MODE pin (between 1.5 V and V_{CC} – 1.5 V), then set the SELECT pin to the new level, after a delay set the MODE pin to a LOW level. The delay needed depends on the values of the input capacitor and the feedback resistors. Time needed is approx. $10 \times C1 \times (R1 + R2)$, so approximately 0.6 s. for the values in Fig.4.

Table 1 Control pins MODE and SELECT versus status of output channelsVoltage levels at control pins at $V_P = 5 V$; for other supply voltages see Figs. 14 and 15.

CONT		STATUS OF OUTPUT CHANNEL		
MODE	SELECT	CHANNEL 1	CHANNEL 2	(mA)
HIGH ⁽¹⁾ /NC ⁽²⁾	χ ⁽³⁾	standby	standby	0
HVP ⁽⁴⁾	HVP ⁽⁴⁾ /NC ⁽²⁾	mute	mute	15
LOW ⁽⁵⁾	HVP ⁽⁴⁾ /NC ⁽²⁾	on	on	15
HVP ⁽⁴⁾ /LOW ⁽⁵⁾	HIGH ⁽¹⁾	mute/on	standby	8
HVP ⁽⁴⁾ /LOW ⁽⁵⁾	HVP ⁽⁴⁾ /NC ⁽²⁾	mute/on	mute/on	15
HVP ⁽⁴⁾ /LOW ⁽⁵⁾	LOW ⁽⁵⁾	standby	mute/on	8

Notes

- 1. HIGH = $V_{pin} > V_{CC} 0.5$ V.
- 2. NC = not connected or floating.
- 3. X = don't care.
- 4. HVP = $1.5 \text{ V} < V_{\text{pin}} < V_{\text{CC}} 1.5 \text{ V}.$
- 5. $LOW = V_{pin} < 0.5 V.$

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage	operating	-0.3	+18	V
VI	input voltage		-0.3	V _{CC} + 0.3	V
I _{ORM}	repetitive peak output current		_	1	A
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	operating ambient temperature		-40	+85	°C
V _{Psc}	AC and DC short-circuit safe voltage		-	10	V
P _{tot}	power dissipation		-	1.1	W

QUALITY SPECIFICATION

In accordance with "SNW-FQ-611-E".

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	110	K/W




Table 2 Maximum ambient temperature at different conditions

V	V _{CC} R _L APPL (V) (Ω)		P	CONTINUOUS SINE WAVE DRIVEN			
		APPLICATION	(W) ⁽¹⁾	P _{max} (W)	T _{amb(max)} (°C)		
3.3	4	1 channel	1.2	0.58	86		
3.3	4	2 channels	2 × 1.2	1.12	27		
3.3	8	1 channels	0.6	0.3	117		
3.3	8	2 channels	2×0.6	0.60	84		
5	8	1 channel	1.2	0.67	76		
5	8	2 channels	2 × 1.2	1.33	—		
5	16	1 channel	0.7	0.35	112		
5	16	2 channels	2 × 0.7	0.70	73		

Note

1. At THD = 10%.

TDA8547TS

DC CHARACTERISTICS

 $V_{CC} = 5 \text{ V}$; $T_{amb} = 25 \text{ °C}$; $R_L = 8 \Omega$; $V_{MODE} = 0 \text{ V}$; gain = 20 dB; measured in BTL application circuit Fig.4; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage	operating	2.2	5	18	V
Iq	quiescent current	BTL 2 channels; note 1	-	15	22	mA
		BTL 1 channel; note 1	-	8	12	mA
I _{stb}	standby current	$V_{MODE} = V_{CC}$	-	_	10	μA
Vo	DC output voltage	note 2	-	2.2	_	V
V _{OUT+} – V _{OUT-}	differential output voltage offset		-	_	50	mV
I _{IN+} , I _{IN-}	input bias current		-	_	500	nA
V _{MODE}	input voltage MODE pin	operating	0	_	0.5	V
		mute	1.5	_	V _{CC} – 1.5	V
		standby	$V_{CC} - 0.5$	_	V _{CC}	V
I _{MODE}	input current MODE pin	0 V < V _{MODE} < V _{CC}	-	_	20	μA
V _{SELECT}	input voltage SELECT pin	channel 1 = standby; channel 2 = on	0	_	1	V
		channel 1 = on; channel 2 = standby	V _{CC} – 1	_	V _{CC}	V
I _{SELECT}	input current SELECT pin	V _{SELECT} = 0 V	-	_	100	μA

Notes

1. Measured with $R_L = \infty$. With a load connected at the outputs the quiescent current will increase, the maximum of this increase being equal to the DC output offset voltage divided by R_L .

2. The DC output voltage with respect to ground is approximately 0.5V_{CC}.

TDA8547TS

AC CHARACTERISTICS

 $V_{CC} = 5 \text{ V}$; $T_{amb} = 25 \text{ °C}$; $R_L = 8 \Omega$; f = 1 kHz; $V_{MODE} = 0 \text{ V}$; gain = 20 dB; measured in BTL application circuit Fig.4; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Po	output power, one channel	THD = 10%	1	1.2	-	W
		THD = 0.5%	0.6	0.9	-	W
THD	total harmonic distortion	$P_0 = 0.4 W$	_	0.15	0.3	%
G _v	closed loop voltage gain	note 1	6	-	30	dB
Zi	differential input impedance		-	100	-	kΩ
V _{no}	noise output voltage	note 2	_	-	100	μV
SVRR	supply voltage ripple rejection	note 3	50	-	-	dB
		note 4	40	-	-	dB
Vo	output voltage	note 5	-	-	200	μV
α_{cs}	channel separation	V _{SELECT} = 0.5V _{CC} ; note 6	40	_	_	dB

Notes

- 1. Gain of the amplifier is $2 \times \frac{R2}{R1}$ in BTL application circuit Fig.4.
- 2. The noise output voltage is measured at the output in a frequency range from 20 Hz to 20 kHz (unweighted), with a source impedance of $R_s = 0 \Omega$ at the input.
- 3. Supply voltage ripple rejection is measured at the output, with a source impedance of $R_S = 0 \Omega$ at the input. The ripple voltage is a sine wave with a frequency of 1 kHz and an amplitude of 100 mV (RMS), which is applied to the positive supply rail.
- 4. Supply voltage ripple rejection is measured at the output, with a source impedance of $R_S = 0 \Omega$ at the input. The ripple voltage is a sine wave with a frequency between 100 Hz and 20 kHz and an amplitude of 100 mV (RMS), which is applied to the positive supply rail.
- 5. Output voltage in mute position is measured with a 1 V (RMS) input voltage in a bandwidth of 20 Hz to 20 kHz, so including noise.
- 6. Channel separation is measured at the output with a source impedance of $R_S = 0 \Omega$ at the input and a frequency of 1 kHz. The output power in the operating channel is set to 0.5 W.

TEST AND APPLICATION INFORMATION

Test conditions

Because the application can be either Bridge-Tied Load (BTL) or Single-Ended (SE), the curves of each application are shown separately.

The thermal resistance = 110 K/W for the SSOP20; the maximum sine wave power dissipation for T_{amb} = 25 °C

is:
$$\frac{150-25}{110} = 1.14$$
 W

For $T_{amb} = 60$ °C the maximum total power dissipation is:

 $\frac{150-60}{110} = 0.82 \text{ W}$

Thermal Design Considerations

The 'measured' thermal resistance of the IC package is highly dependent on the configuration and size of the application board. Data may not be comparable between different Semiconductor manufacturers because the application boards and test methods are not (yet) standardized. Also, the thermal performance of packages for a specific application may be different than presented here, because the configuration of the application boards (copper area!) may be different. Philips Semiconductors uses FR-4 type application boards with 1 oz copper traces with solder coating.

The SSOP package has improved thermal conductivity which reduces the thermal resistance. Using a practical PCB layout (see Fig.24) with wider copper tracks to the corner pins and just under the IC, the thermal resistance from junction to ambient can be reduced to about 80 K/W. For $T_{amb} = 60$ °C the maximum total power dissipation at

this PCB layout is:
$$\frac{150 - 60}{80} = 1.12 \text{ W}$$

Please note that this two channel IC is mentioned for application with only one channel active. For that reason the curves for worst case power dissipation are given for the condition of only one of the both channels driven with a 1 kHz sine wave signal.

BTL application

 $\label{eq:Tamb} \begin{array}{l} T_{amb}=25 \ ^{\circ}C \ \mbox{if not specially mentioned}, \ V_{CC}=5 \ \mbox{V}, \\ f=1 \ \mbox{kHz}, \ \mbox{R}_L=8 \ \Omega, \ \mbox{G}_v=20 \ \mbox{dB}, \ \mbox{audio band-pass} \\ 22 \ \mbox{Hz to } 22 \ \mbox{kHz}. \end{array}$

The BTL application circuit is illustrated in Fig.4.

The quiescent current has been measured without any load impedance and both channels driven. When one channel is active the quiescent current will be halved. The total harmonic distortion as a function of frequency was measured using a low-pass filter of 80 kHz. The value of capacitor C3 influences the behaviour of the SVRR at low frequencies: increasing the value of C3 increases the performance of the SVRR. The figure of the MODE voltage (V_{MODE}) as a function of the supply voltage shows three areas; operating, mute and standby. It shows, that the DC-switching levels of the mute and standby respectively depend on the supply voltage level. The figure of the SLECT voltage (V_{SELECT}) as a function of the supply voltage shows the voltage levels for switching the channels in the active, mute or

SE application

standby mode.

 $\label{eq:Tamb} \begin{array}{l} \mathsf{T}_{amb} = 25 \ ^{\circ}\text{C} \ \text{if not specially mentioned}, \ \mathsf{V}_{CC} = 7.5 \ \mathsf{V}, \\ \mathsf{f} = 1 \ \mathsf{kHz}, \ \mathsf{R}_{\mathsf{L}} = 4 \ \Omega, \ \mathsf{G}_{\mathsf{V}} = 20 \ \mathsf{dB}, \ \text{audio band-pass} \\ 22 \ \mathsf{Hz} \ \text{to} \ 22 \ \mathsf{kHz}. \end{array}$


The SE application circuit is illustrated in Fig.16.


Increasing the value of electrolytic capacitor C3 will result in a better channel separation. Because the positive output is not designed for high output current ($2 \times I_0$) at low load impedance ($\leq 16 \Omega$), the SE application with output capacitors connected to ground is advised. The capacitor value of C6/C7 in combination with the load impedance determines the low frequency behaviour. The THD as a function of frequency was measured using a low-pass filter of 80 kHz. The value of capacitor C3 influences the behaviour of the SVRR at low frequencies: increasing the value of C3 increases the performance of the SVRR.


General remark

The frequency characteristic can be adapted by connecting a small capacitor across the feedback resistor. To improve the immunity to HF radiation in radio circuit applications, a small capacitor can be connected in parallel with the feedback resistor (56 k Ω); this creates a low-pass filter.

BTL APPLICATION







1.5

Ρ


(W)


1.0


0.5

2×0.7 W BTL audio amplifier with output channel switching


(1)










SE APPLICATION











1998 Apr 01

TDA8547TS

MGK995



PACKAGE OUTLINE



TDA8547TS

2×0.7 W BTL audio amplifier with output channel switching

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\,max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300 \,^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 $^{\circ}$ C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}$ C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.